

19




Fig. 2




Fig. 3




Fig. 4




Fig. 5





Fig. 6A

ROW ADDRESS SIGNAL XAdd	COLUMN ADDRESS SIGNAL YAdd	SELECTED MEMORY CELL	SELECTED WORD LINE	SELECTED BIT LINE
* * * * 0	* * * * *	MN-2	W11	B12
* * * * 1	* * * * *	MN	W12	B12
* * * * 0	* * * * *	MN+1	W13	B12

Fig. 6B

ROW ADDRESS SIGNAL XAdd	COLUMN ADDRESS SIGNAL YAdd	SELECTED MEMORY CELL	SELECTED WORD LINE	SELECTED BIT LINE
* * * * 0	* * * * 0	MN-2	W21	B22
* * * * 1	* * * * 1	MN	W22	B23
* * * * 0	* * * * 0	MN+1	W23	B22



The diagram illustrates a feedback loop where the selected bit line B22 (from the third row of the table) is connected back to the column address signal YAdd (specifically the last bit, 0) of the first row of the table.

Fig. 7




Fig. 8




Fig. 9




Fig. 10




Fig. 11

